APPENDIX B

VERSION WITH MARKINGS TO SHOW CHANGES MADE 37 C.F.R. § 1.121(b)(iii) AND (c)(ii)

SPECIFICATION:

The paragraph beginning at page 1, line 5:

The present invention relates to a PLL frequency synthesizer, and more particularly to a PLL frequency synthesizer for driving a charge pump using an output from a phase comparator for comparing a phase of a frequency of a generation voltage of a voltage-controlled oscillator with a phase of a reference frequency, and driving the voltage-controlled oscillator using an output from the charge pump, thereby outputting a signal having a set desired frequency.

The paragraph beginning at page 1, line 15:

A generally used PLL frequency synthesizer drives a charge pump using an output from a phase comparator, and drives a VCO using an output from the charge pump. The charge pump can be driven by various methods. The [current] mainstream [is to drain or absorb a current] <u>current</u> drains or absorbs current to or from the charge pump in accordance with an output from the phase comparator.

The paragraph beginning at page 2, line 8:

In the frequency synthesizer disclosed in Japanese Unexamined Patent Publication No. 10-107628, the power supply of the phase comparator is controlled in the above manner. However, the phase comparator itself is [recently] integrated [in] into an IC, so it is not practical in consideration of the <u>current</u> popularity of [current] synthesizer ICs to control the power supply of only the phase comparator.

The line beginning at page 3, line 25:

[[0011]]

The paragraph beginning at page 11, line 6:

Power supply voltage setting of the VCO 6 by the VCO power supply voltage setting device 9 assumes a continuously changeable variable resistor. However, the output frequency may exhibit discrete changes such as [three,] small, medium, and large changes.

CLAIMS:

4. (Amended) A PLL frequency synthesizer according to claim [3] 12, further comprising a buffer amplifier for protecting the voltage-controlled oscillator from an abrupt variation at a load portion of the PLL frequency synthesizer.